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SECTION I
INTRODUCTION
t
The need for a practical short-term test program, the results of which
can be meaningfully interpreted to predict the long-term reliability of CMOS
' mlcrocircuits, has been recognized. Many months if not years are required to
i run a life test under conditions reflecting actual applications and require-
1
 - tnents of Class A devices. The Impracticality of such a test led to the
!
; fellance by the Industry on long-term reliability predictions based on Inter-
polations of results gathered from accelerated life tests. It Is essential
, to run long (thousands of hours) 125°C life tests to corfirm experimentally
' the validity of such interpolations for CMOS devices. There is a definite i
possibility Chat accelerated tests cause the temperature thresholds of a
• i '
> device to be exceeded, thus triggering failure mechanisms unrelated to a
| device's operation within its specified ratings. The somewhat arbitrary limits V
established for the use of accelerated life tests must be either experimentally
confirmed or revised in accordance with experimental data. The varying com- /
plexity of present day CMOS devices should be recognized as a factor in '
reliability predictions. r
I'-
SECTION II j
t
f
i *
I OBJECTIVE
J
The purpose of this program is to determine the consistency of the CMOS ,
microclrcuit activation energy in the range of 125°C to 200°C and 200°C to *
• * I
250°C. Also* this program will determine the relationship of accelerated
life-test failures to rated temperature operation and provide a basis for '
recommendations for accelerated life tests within the scope of the M3B510 ^v
t , i
specifications. ~ ;i i
! i
The program encompasses three phases. Phase I is the 250°C accelerated '
life test, Phase II is the 200°C accelerated life test, and Phase III Is the : ^
125°C accelerated life test. In Phases I and II, the objective is to conduct
a life test of sufficient duration to generate a m-tti<imnn of 50 percent cumu-
lative failures. In Phase III, the life test is conducted for 20,000 hours.
The collected data is used a) to provide a basis for recommendations of
conditions and limits to he used as part of a microcircult qualification pro-
cedure, b) to determine whether any thresholds that could trigger failure
nechanicos unique to that temperature are exceeded during the high-temperature
testins, c) to assess the usefulness of the 250°C accelerated test as a pre-
dlctcr of long-term reliability'.
\
\SECTION IIT
DEVICE SCLFCTION
Hie choice of microcircuit devices for this program was made according
to the following criteria:
1. High-reliability Class A devices.
2. Varying degree of complexity representing the product line.
3. Availability. .
The following microcircuit types were chosen for this program:
1 MIL DESIGNATIONS GENERIC NAMES FUNCTION
M38510/05001ADX CD4011A Two-input quadruple logic
HAND gate
.M38510/05101ADX CD4013A "D"-type flip-flop
' »£8510/05605ADX CD4024A Seven-stage binary counter.
devices are in flat packs with weldable leads. Solder-dipped leads
coald not be used at temperatures above the solder melting point. These
devices were tested to the individual M38510/50 specifications. Table III
of these specifications is attached to this report as Table I (CD4011A),
Table H (CD4013A), and Table III (CD4024A). The table specifies the test
conditions and limits of the electrical parameters for the group A testing
for individual microcircuits. Subgroups 1,2,3,7, and 8 were performed at
each measurement point throughout the test program and are the basis for the
subsequent data analysis. The CDA011A was tested for functionality under
conditions similar to those specified in subgroups 7 and 8 for the other two
types.
Further detailed descriptions of these microcircuits are given in,
Figs. 1 through 7. The figures include photographs of chips with dimensions
L- \
shown, magnified photographs vith detail visibility, logic diagrams, and
circuit diagrams to provide a basi? for comparison of the chip sizes and the
complexities of the oicrocircults involved. Table IV summarizes some of the
complexity factors for each xoicrocircuit type.
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CO4011AH »2CS-Z2O78 CO4013AH 92CS-ZZ080
TVPt
CD4011AH
CD4012AH
CO40I3AH
CO4014AH
A*
Milt
50-58
50-68
41-49
79-87
MtlliiMUn
1 270 - 1 473
1 270 - 1 473
1042- f.244
2007-2209
B*
Mill
53-61
53-61
70- 78
81-89
NUIuiMUn
1 347 - 1 549
1347-1.549
1 778 - 1 981
2058-2260
C
Mi*
4-10
.L
WfilliflMtCfl
0 102 - 0.254
0102-0254
O
Md*
33-43
3.3-43
Mdlimeten
0084-0109
0084-0109
CHIP THICKNESS
Mrit
5-9
.1
NUIinwton
0127-0228
0127-0228
CO4024AH •2CS- 220*0
TYPE
CD4023AH
CD4O24AH
C04025AH
C04026AH
A*
MS.
53-61
73-81
49-67
89-97
Millimeter*
1 347 - 1.549
1.855 -2057
1.245-1447
2.261 - Z463
B*
Ma*
53-61
82-90
51 -59
89-97
MiHinwtw*
1.347 - 1349
2C83-2.286
1 297 - 1 498
2261-2463
C
VHl
4- 10
4-10
Mdlinwm*
0 102 - 0.254
0102-0254
O
Ma*
3.3-43
3.3-43
MtlliRMtirs
0084-0109
0084-0109
CHIP THICKNESS
Mil*
5-9
.1
Mtllinwtw
0127-0288
0127-0^28
• Thg photogrtptn tnd aimenvont ol ttch OU VOS chip npnttnt t detnge angtet ire 5JO mifearf ol 9ff> with rnptct to the Itct ol ths
chip frtitn it a ptn ol tht tttttr When the valet is cut into chipt. the chip Therefore, the itobted chip it tctutllf 7 milt (0 If mml ttrger
m both the A tntl B dimensions
Fie. 1 - Dimensions of microcircult chips.
Fig. 2 - CD4011A microcircuit.
OF
15
r
' \ \
, ..„.„ . '-^^x^auuiu^^a^
t^ ^T^^^P^^^^^^^S^^
I ' ' ; - ' . .?"*7%^"'7ijf_L - VT« ^VTacr«'-i- J^ JLI ' ^ii, -».d3.
^SSy^^-^^^^^l^:^!^^Lnrj^-^Jff^\^r-'^^r a^y •;p^a^r^£^nziA'i^i-i>^^it_jJ7tjg^^ *k.aMV. -^s-j
^
1
^* '^ _ V*^vF '^^ ^:^9 '^'^ *- '^^ 'rf '^^ ^^ *r
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Fig. 4 - CD402AA microcircuit.
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Fig. 6 - Logic diagrams for the CD4013A. (page 1 of 2 pages.)
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Fig. 6 - Schematic diagrams for the CD4013A. (Page 2 of 2 pages.)
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Input Pulse Shaper and one of seven binary stages are shown.
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Typo
CD4011A
CD4013A
TV
Si Area
1.9 mm
2.1
Factors
MB. of Active
Elements
13
64
Number of
Outputs"
4
4
CD4024A 4.2 nra 134
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SECTION IV
i
TEST VOLTAGE AND BIAS
I
The choice of bias vas dictated by the desire to further accelerate the
life testing process by stressing the n-channel transistor to possibly
t
the worst-case condition. The available evidence suggests that the n-channel
transistor in CMOS nicroclrcuits is the weak link when biased to the off
condition (gate is low with respect to drain). The drain-to-sourcc and
drain-to-gate potentials set up under this bias accelerate movement of the
positively charged (usually sodium) particles. These particles are thought
to accumulate in the oxide, thereby neutralizing the effect of the negatively
biased gate and setting up a mechanism for potential leakage. The biases
used are shown in the pin connection diagrams of Fig. 8.. The operating
voltage was chosen as 12.5 volts dc to conform t*-> the MIL-M-38510 detail
specifications.
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SECTION V
THE TEST
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Ml L-M-38510/50 Serin
Ctes A Devices
CD4011A CD4013A 1CD4024A
M38S10/05001ADX
3 lots of 60 each
180 total
i>
M38S10/05101ADX
3 Ion of 60 each
180 total
1
4
250°C Operating Bias
Life Teit
20 Unfts/Typa/Lot
I
\ i
Electrical Nbaturement
0 hrs; subgroup* 1 A3,'
16 hit; subgroups
32 hn; subgroups
64 hn; subgroups
120 hrs: subgroups
250 hrs: subgroups
300 hrs; subgroups i
M38S10/DS6Q5ADX
3 lots of 60 each
180 total
1
*200°C Operating Bias
Life Test
20 Units/Type/Loti
s
r#
i
•
Electrical Measurements
0 hrs; subgroups 1,2,3.7,
64 hrs; subgroups
120 hn; subgroups
250 hrs; subgroups
600 hn; subgroups
1000 hn; subgroups
2000 hn; subgroups
1A
Data Summary
and
Analysts
12S°C Operating Bias
Life Test
20 Units/Typa/Lot
i
8
1
Electrical Measurements
0 hn; subgroups 1.2.3,7,1
250 hn; subgroups
1000 hn; subgroups
6000 hrs; subgroups
10000 hn; subgroups
2000C hn; subgroups
i
1
i
I
Fig. 9 - Teat Matrix.
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SECTION VI
DISCUSSION OF TEST RESULTS
Summary of Failure Attributes
,« The summaries of the failure attributes and cumulative percentage of
failures are presented in Tables V-XVII. The results of the 250°C and the
200*C repeat tests are shown in Tables XI-XIV. The sample size does notj
always remain twenty devices because those devices that were lost due to
malfunctioning of the automated test equipment and those which were continuity
rejects because of poor socket connections were removed from the count. The
data from these tables were then plotted on log normal graph paper to present
the cumulative percent of failures versus the test time. Each graph contains
the resultant curves from the basic tests at the three test temperatures
for each of the three device types, Figs. 10 through 12. The repeat test
plots superposed over the basic test plots are shown for the CD4011A and
the CD4013A at the 200°C and 250°C test temperatures to demonstrate the
degree of repeatability of results for the tests conducted under different
environments, Figs. 13 and 14. The curves for the CD4013A and the CP4024A
at 2SO°C test temperatures, Figs. 11 and 12, are continued with dashed lines
at the points where the tests have been terminated on one of the three test
lots having accumulated at least 50 percent cumulative failures.
The cumulative-failures distributions, as they appear in the graphs of
Figs. 10 through 14, strongly suggest that at each test temperature the
visible distributions represent portions of the familiar "S" shaped curve
which is characteristic of the three regions in the life span of a microcircuit .
"Evaluation of Microcircuit Accelerated Test Techniques," Final Technical
Report RADC-TR-76-218 for Rome Air Development Center, Griffiss AFB, N.Y.,
13441
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TABLE V - Sugary ot Ooenlativo Failuraa for Dovice Type CD4011A
250°C Teat
^^ ^^ ^^ ^ Hours
lot No. *^*'**--^ <>i>
5361740
6153050
6153060
3-Lot Total
3-Lot X Failure
16
0/19
1/20
2/20
4/59
7
32
0/19
6/20
2/19
8/59
14
64
0/17
8/20
7/19
15/56
27
120
16/17
16/20
18/19
50/56
89
TABLE VI - Sineaary of Cumulative Failures for Device Type CD4013A
250°C Teat
^^ ^^ ^^  M_A_^MM
*^«>^ ^ BBUKO
lot Vo. '^**^ +>+^ ^
6153080
6123240
5392020
3-Lot Total
3-Lot * Pallnzo
16
5/20
2/20
1/20
8/39
14
32
7/20
2/20
4/20
13/60
36
64
15/15
15/15
100
T>BTrK VII — St«™»«»Y of Owmilfitlve lallureB for Davlce Tvne CD6024A
250'C Teat
^^ ^^ ^^ ^ Boura
lot Mo, ^"^ ^^ ^
6201050
6202230
6201060
3-Lot Total
3-Lot of Failure
16
2/20
7/19
3/20
12/59
20
32
13/19
10/18
15/20
38/57
66
64
18/18
18/18
100
29
TABLE VIII - Summary of Cumulative Failures for Device Type CD4011A
200°C Test
"^""^ -v^ ^ Hours
Lot No, ^^ --^ ^
5361740
6153050
6153060
3-Lot Total
3-Lot X Failure
64
0/20
1/19
1/19
2/58
3.4
120
0/20
1/19
1/18
2/57
3.5
250
0/20
1/19
1/18
2/57
3.5
500
0/20
1/19
1/18
2/57
3.5
750
0/20
1/19
1/18
2/57
3.5
1500
6/16
4/19
6/18
16/55
29
2000
11/18
14/17
6/18
31/53
58
TABLE IX - Summary of Cumulative Failures for Device Type CD4013A
200°C Test
"^""-^ x^ ^ Hours
Lot No. ^ *"**^ ^
6153080
6123240
2-Lot Total
2-Lot % Failure
64
0/19
0/20
0/39
0
120
1/17
0/16
1/35
2.8
250
1/16
0/18
1/35
2.8
500
3/16
0/19
3/35
8.5
1000
16/16
17/19
33/35
94
TABLE X - Summary of Cumulative Failures for Device Type CD4024A
200°C Test
^
>
*»»»^ ^ Hours
Lot No. *^"*Xl x^^ ^
6201050
6202230
6201060
3-Lot Total
3-Lot Z Failure
64
0/20
0/20
0/20
0/60
0
120
2/20
1/20
0/20
3/60
5
250
11/19
7/20
7/20
25/59
42
500
17/19
17/19
20/20
54/58
93
30
\TABLE XI - Summary of Cumulative Failures for Device Type CD4011A
250°C Repeat Test
Lot No. -^-^
5361740 . .
6153050 ™5
6153060 Total
3-Lot X Failure
16
1/38
2.6
32
1/38
2.6
64
3/38
7.9
96
3/38
7.9
128
15/3J
39.5
160
31/38
82
TABLE XII - Summary of Cumulative Failures for Device Type CD4013A
250°C Repeat Test
"^"""""•—•^ .^Hours
Lot Ho. — ^^
6153080 2-Lot
6123240 Total
2-Lot Z Failure
8
2/38
5.3
16
3/38
7.9
32
5/38
13
48
8/38
21
64
24/28
63
31
TABLE XIII - Summary of Cumulative Failures for Device Type CD4011A
200°C Repeat Test
Lot No. ^^ "-^
5361740 . .
6153050 iTr!;
6153060
3-Lot Z Failure
i
64
0/38
0
128
3/38
8
250
4/38
11
r
500
4/38
11
1000
6/38
16
1500
7/38
18
2000
11/38
29
2500
30/38
79
TABLE XIV - Summary of Cumulative Failures for Device Type CP4013A
200°C Repeat Test '
"^""""^ "•"•^ I^lours
Lot No. "^"'*'— •— »^ ^
6123240
Z Failure
64
2/38
5
128
2/38
5*
250
2/38
5
500
3/38
8
1000
9/38
23
1500
19/38
50
2000
37/38
97
32
TABLE XV - Summary of Cumulative. Failures for Device Type CD4011A
125°C Test
^^"""'-•— ^^Hours
lot No. --^ ^
5361740
6153050
6153060
3-Lot Total
3-Lot % Failure
168
0/19
0/20
,0/20
0/59
0
500
0/19
0/20
0/20
0/59
0
1000
0/18
0/18
0/20
0/56
0
2500
0/18
0/18
0/20
0/56
0
5000
0/18
0/18
1/18
1/54
1.8
10,000
0/18
0/17
1/18
1/53
1.9
15,000
0/18
0/15
1/18
1/51
2.0
20,000
0/18
0/15
1/18
1/51
2.0
TABLE XVI - Summary of Cumulative Failures for Device Type CD4013A
125°C Test
*^***«-««^ 1^ <>^  Hours
Lot No. ^ """'---^^
6153080
6123240
5393020
3-Lot Total
3-Lot Z Failure
168
0/20
0/20
0/20
0/60
0
500
0/20
0/20
0/20
0/60
0
1000
0/20
0/20
0/20
0/60
0
2500
0/20
0/20
1/20
1/60
1.7
5000
0/20
0/20
4/20
4/60
6.7
10,000
0/20
0/20
ft/20
4/60
6.7
15,000
—
-
•*
20,000
0/20
0/20
4/20
4/60
6.7
TABLE XVII - Summary of Cumulative Failures for Device Type CD4024A
125°C Teat
"""*— •— .^ ^^^ Hours
Lot No. --^ i^
6202230
6201050
6201060
3-Lot Total
3-Lot I Failure
168
0/20
0/20
0/20
0/60
500
0/20
0/20
0/20
0/60
1000
0/20
2/20
0/20
2/60
3.3
2500
2/20
3/20
0/20
5/60
8.3
5000
-
-
10,000
2/20
4/20
1/20
7/60
11.7
15,000
2/20
4/20
2/20
8/60
13.3
20,000
3/20
4/20
2/20
9/60
15
1 i
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The lower tail regions vhich represent the early failures (Infant mortality)
distributions are largely taken out by the .standard 125°C burn-ins to vhich
all test devices had been subjected prior to the accelerated life tests,; The
useful life regions are the regions with constant or decreasing failure rates.
These regions are clearly evidenced at 200°C and 125°C test temperatures.
The third region shown in the S curve is the wear-out region; this region
- i
is represented by the main distribution. The presence of this region is
apparent in the 250°C and the 200°C test temperature curves. -The charac-
teristic feature of this wear-out region is increasing failure rate. The
wear-out region has not been reached by the tests conducted at 125°C.
The 250°C test curves, with a possible exception of the OD4011A, exhibit
a compression of the useful life region to such an extent that it becomes
indistinguishable from the wear-out region for all practical purposes.
Moreover, the available data suggest that the onset of wear-out could have
occurred quite early in the test, and that it might have been caused by the
exceeding of a yet unknown threshold peculiar to that temperature. Because
of these factors it is impossible to estimate the effect of the 125°C burn-ins
on the results of accelerated testing at 250°C.
The transition from the useful life region to the wear-out region is most
clearly defined by the 200°C test curves for the CD4011A. and the CD4013A.
The onset of the wear-out region is identified by the knee in the curve where
the failure rate begins to Increase. The location of this knee is at about
1000 hours for the CDA011A, about 400 hours for the CD4013A, and could
be estimated to be at about 100 hours for the CD4024A. The repeat tests
(Figs. 13 and 14) conducted at two test temperatures, i.e., 250°C and
200°C, with the CD4011A and the CD4013A, have confirmed a) the existence of
fairly well defined regions in the life of the tested microcircults, i.e.,
the useful life region and the wear-out region, and b) the location of the
knee in the "S" curve, the transition from one region into the other, which
is characterized by the changing failure rate from constant to increasing.
39
it should be noted that the main distribution at both 2SO°C repeat tests
occurs noticeably later than those of the first test. The reason for this was
found to be the life-test voltage: 10 volts during the repeat test instead of
12.5 volts due to an inadvertant error in setting up the test in a different
location and by different personnel. This error does not, however, diminish
the validity of the confirmation of the existence of the main distributions
with increasing failure rate. . ,
At the test temperature of 125°C, none of the three tested device types
has reached the wear-out region at the last down tine of 20,000 hours. It \
should be noted that two of the three tested lots of the CDA011A as well as
two of the three CD4013A lots have had zero cumulative failures at the 20,000- ,
hour down time. With the available data, the existence of the vear-out
regions at 125°C can only be surmised. >
»i
The importance of identifying the three regions in the life span of a
microcircult lies in the following. The wear-out region is useful in .
determining the activation energy between various test temperatures, which
in turn provides a tool for projecting life at application temperature based
on the results of accelerated life-test. The location of this region allows
one to locate the "knee", the point of the changing failure rate and the end
of the useful life of the device. It is suggested that It is Important to
locate the "knee" in time as well as to determine the percent cumulative
failure at this point. The determination of the MTTF, for example, should
be done using test results obtained from distributions with sigma common to
the use temperature and the accelerated test temperature. The knowledge
t
of the early failure region is helpful In assessing the effectiveness of
burn-in schedules.
Activation Energy
^/
The activation energy between 200°C and 250°C was estimated on the \
basis of main distributions (wear-out region); it was found to vary from
40
type to type: 1.35 eV for CD4011A, 1.25 eV for CD4013A. and 1.0 eV for
CD4024A. A more accurate determination of the activation energy and/or
verification of the observed type-to-type variations would require a third
data point. The wear-out region for the test temperature of 125°C was not
reached at 20,000 hours, consequently the third data point was not. obtained.
The method of graphical estimation of activation energies for each device type
is shown in Fig. 15. The times at which 50-percent cumulative failure is
reached during tests made on each device type at 200 and 250°C are plotted on
the graph of Fig. 15 as a function of temperature, and the resulting points
joined by a straight line. Another line with the same slope and passing
through the estimation point will intersect the activation energy scale at
the value of the activation energy for that device type.
The Effect of Temperature and The Burn-Ins
Prior to the accelerated life tests, all devices were burned-ln at 125°C
with the standard burn-in schedule for class-A CMOS microcircults: two 24-hour
bias burn-ins and one 240-hour dynamic burn-in. It is evident from the 200.°C
and the 125°C test curves that there were more failures durlne the early stages
of these tests than would be compatible with the constant failure-rate line
through the knee, thus indicating decreasing failure rates. These early
failures must come from the tail end of the "infant mortality" or "freak"
distributions extending into the useful life region. The implications of this
finding are that a) the 125"C, 1000-hour life tests presently in use are
likely to detect failures which are part of the "infant mortality" distri-
bution when used for lot acceptance, b) the CMOS mlcrccircuits may be inher-
ently more reliable than the results of tHe 125°C, 1000-hour life testo tend
to Indicate, and c) better reliability may be realized through improving the
burn-ins so that more of the remaining "infant mortality" distribution is ,
removed from the population. It seems impractical, however, to simply extend J.
the duration of the 125°C burn-Ins currently in use. Further acceleration ,<
of burn-ins by using higher temperature and/or voltage would be suggested /
for consideration in the development of such burn-ins. /
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Fie. 15 - Estimation of activation enerev.
Device Complexity
) The test results indicate that the "longevity" of a device depends upon
the complexity of a device when criticized to MIL-M-38510 electrical end
points. The longevity is defined here as the 50-percent failure point, and //
is located in the wear-out distribution. Of all the factors listed in Table '
IV, the number of active devices on a chip most closely correlates to the
longevity of a mlcrocircuit. Table XVIII summarizes this observation for the
250°C test cell and for the 200°C cell, two temperatures for which SO percent
failure points were reached. This illustration presents a sufficient case , /
against making generalizations when devising acceptance criteria for life
test, that is, generalizations based on one technology and applied to
another or based on test results of one device type and applied to all
device types within the same technology.
i
Cost Considerations
, In the production environment, efficiency and trouble-free operations -'
are extremely important. This study uncovered two problem areas which were
the consequence of the high-temperature material used for sockets on the life-
test panels and for the devise carriers. The material, aromatic copolyester,
is extremely brittle. Constant breakage of the life-test sockets necessitated
costly repairs and resulted in delays that upset test schedules. Breakage
of the very fragile clips that hold devices in carriers resulted in delays
in testing as well as in the automared measurements. It was also found that
the carriers warp under exposure to 250*C. A warped carrier.creates pin-
contact problems In test sockets of the automated measuring equipment, and
goo'3 levices can be rejected as continuity failures. These rejects must be
ver »•* K,, other means of testing, with a resultant loss of time. All ttese
factors suted significantly to the cost of running the accelerated test.
An asses. the relative cost of running accelerated life tests was made
and is preset lu Table XIX. All costs are normalized to 125°C for easy
comparison.
TABLE - XVIII - Time to 50% Cumulative Failure
Point Versus Complexity of Device
CD4011A CD4013A CDA024A
13 Active 64 Active 134 Active
Test Temperature Elements Elements Elements
250° C 80 hrs. 33 hrs 25 hrsj
200'C J 1800 hrs 650 hrs 250 hrs
i
i
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\TABLE XIX
RELATIVE COSTS
mperature Facilities
Temperature
125 C
1
1
1
1
1
2
°owc
1
2
1
2
1.25
250°C
1.25
7.5
2.5
2
• 1.5
I Factors
i
Oven Cost
Socket Cost
Socket Life
Oven Life
Maintenance
Total 1 5 70
\ ' SECTION VII
FAILURE ANALYSIS
CDA011A - The most prevalent type of failure Is the loaded output voltage,
followed closely by the input leakage. These two most common types of
failure, depending upon the severity (amount of deviation from the norm), may
result in an eventual functional failure.
CD4013A - The most prevalent types of failure are the total leakage (Iss)
and the input leakage. Again, depending upon the severity of the leakage,
it may eventually result in a functional failure. The ten Iss tests speci-
fied by the MIL-M-38510 detail specification representing different states of
the flip-flop do not appear as failures with the same frequency. States
which have clock input "high" exhibit more frequent Iss failures than do
other states. The "D" input tends to have more frequent input leakage failures
than other Inputs.
CD402AA - The most prevalent type of failure is the total leakage (Iss). All
nine Iss tests except one show equal frequency of occurrence. The ninth test
(input and reset are high) exhibits considerable lower frequency of
occurrence.
Tables XX, XXI. and XXII giv.» for the 250°C test cell the means, the
standard deviation, and the high value at each measurement point on the per
lot basis for the surviving devices at two measurement temperatures, 25°C
and 125°C. Figs. 16, 17, and 18 represent plots of mean averaged over three
lots for each type and at two temperatures. The surviving units are defined
as those for which the readings did not reach the clamped values. Clamped
values are the upper limits of the instrument range to which the automated
measurement system is set.
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TABLE XXI - Igs Trend with Time for the M38510/OS101ADX (CD4013A)
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S.D. - Standard deviation
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Low values were zero
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TABLEJQCII - Igs Trend with Time for the M38510/05605ADX (CD4024A)
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Low values were zero
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I There are three Igs tests in the M38510/05001 (CD4011A) specifications.
f The results of all three of these tests were used in the parameter trend- '-
| , tables and graphs. Prom the M38510/05101 (CD4013A) and M38510/05605 (CD4024A)
i test results, three I_s tests for each type were selected to avoid preseata-
t tion of repetitious data. The selected I., test data indicated the greatest
f ' parameter shift. The leakage versus time plot indicates a fair stability
| for the surviving CD4011A, but shows considerable movement for the CD4013A
f And CD4024A. The 25*C measurements seems to track the 125°C measurements, |
' ' . indicating that for the purpose of observing leakage shift, both measurement i,
iv i{' temperatures are equally effective. , !
I • i -
} ymprovement with the Bake
t : All failures from the 250°C test were subjected to a 200°C, 24-hour stabi- j
_' fixing bake. A large percentage of the failures showed Improvement and some ' T
[• recovered completely. The results of this bake are tabulated in Table XXIII.
; These post bake results are the first Indications that the instability of thet
j' CMOS microclrcuits tested under the high-temperature accelerated conditions
t I
' is possibly caused by the presence of mobile ions. •
i i
gas Analysis
r
Prior to gas analysis, all test devices were subjected to a hermetlclty
test. All devices were hermetic. Twelve devices (four from each device
type) were subjected to gas analysis. The devices were chosen to represent
typical failures within each device type. Devices which did not fail were
jilso included. The analysis on these twelve devices was performed by the
RCA Methods and Materials Laboratory in Somervllle. The summary of this
Analysis is given in Table XXIV. This table indicates the type of failure
. for each device: I$S ~ total leakage, II - input leakage, F - functional
{allure, V . - threshold failure. Although the threshold voltage is not --
" identified as a test parameter by the MIL-M-38510 specifications, it was
f' routinely measured at all measurement points. The threshold tests are i
' included in the table as indicators of device stability under the accelerated >-
' I**
resting, but are not considered as one of the criteria for failures. ^
;
 65 '!'
TABLE XXIII
SUMMARY OF POST BAKE RESULTS
250°C Life Test
200°C 24 Hr Bake
1
ipe/Lot
i
CD4011A
5361740
6153050
CD4013A
5393020
6153080
6123240
CD4024A
6201060
6202230
1 6201050
Mrs.
L.T.
"~™"^ ""^ "*
120
120
32
64
32
32
64
32
No. of
Failures
17
18
11
19
10
15
18
11
Post Bake
Improved Recovered
Afllt % Am*- - «
5
8
3
8
1
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Devices which did not fail are identified with "good". The table further
Identifies devices which recovered after the bake with R, those which improved
with I, and those that did not improve with NI. The constituent analysis is
given in percent by volume unless otherwise indicated. In addition to the
listed constituents, small amounts (not exceeding 500 ppra) of other organic
compounds were found.
Twelve additional devices (four from each device type) were made available
to Rome Air Development Center upon request by NASA so that the gas analysis
could be performed by RADC. The summary of RADC findings is tabulated in
Table XXV. The summary table has only two constituents shown (H.O ana CO.),
which appear to be the two most significant indicators. It can be seen that
only those devices which were on the accelerated tests display considerable
increase in the amount of H70 and CO.. The amount of water in the CDA011A and
CDA013A but not in the CD4024A devices correlates (inversely) to time to failure.
The CD4011A failures at the indicated time (64 and 32 hours) amounted to small
increases of input leakage. Multiple failures were recorded at 120 hours. The
CD4024A's (Nos. 42 and 30), although they had high water-vapor content, did not
fail at 32 hours, and for that reason the time is indicated in parenthesis, but the
test on the entire lot was discontinued, having accumulated at least 50-percent
of failed devices.
It should be noted that there is significant difference in the amount
of colsture indicated by the two gas analyses, one performed by RCA and the
other by RADC. These variations are attributed to the differences in
measurement techniques. RCA measurements are Instantaneously done at room
temperature; RADC measurements use integration techniques and are conducted
at 100°C.
Chip Analysis
Representative failures from all three device types were opened and
failure analysis performed. This analysis was aimed at determining the
possible cause for the failures. The summary of this analysis is given in
Table/ XXVI through XXIX. The tables identify the devices, failure indicators,
pins at which problems were detected, and the failure mechanisms.
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I SECTION
CONCLUSIONS
1
 The results of accelerated testing of CMOS microclrcuitc which had been
screened in accordance with Table II of MIL-H-38510 detail specification for
class A devices, lead to the following conclusions:
1. The applicability of accelerated life tests at 250°C and 200°C as
accurate predictors of CMOS device reliability at the use temperature
of 125°C has not been experimentally verified because of insufficient
data at 125°C after 20,000 hours of testing.
2. The 250°C test temperature is not practical because:
a) Deterioration of devices at this temperature is too rapid to
permit an accurate determination of the failure distributions under
the real-life manufacturing environment.
b) Test facilities are costly to maintain.
c) Changes in materials used in test facilities at this temperature
introduce errors and uncertainties that are Impossible to control.
3. The "infant mortality" or "freak" distribution extends beyond 1000 hours
in the 125°C accelerated tests. Therefore, the 1000-hour, 125°C life
tests, as specified in MIL-M-38510 detail specifications, due to the
combination of test conditions, the acceptance criteria, and the in-
adequacy of the burn-ins, tend to reject lots on the basis of the
"infant mortality" failures. Under those circumstances it is a poor
predictor of the reliability of CMOS microcircuit devices.
4. The complexity of the CMOS mlcrocircuits has been observed to influence
the time-to-failure of a device.
5. Leakage total (!«) and Input Clj../!,,) was the preponderant failure node.
Leakage failures recovered through baking.
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6. Dependence of time-to-failure upon moisture content could not be
verified.
7. The activation energies between 250°C and 200°C were estimated to be
as follows: for CD4011A, 1.35eV; for CD4013A, !L25eV; and for CD402AA,
l.OeV. Insufficicent data from the 125°C test cell prevented a more
accurate three-point verification of these estimated activation energies.
I j
8. Development of accelerated life-test specifications that could be
equally effective in predicting reliability for all CMOS microcircuits
could not be accomplished for the following reasons:
a) Insufficient data at 125°C test temperatures.
b) Varying complexity of devices apparently influenced the results
of testing.
c) Variation of the activation energy from device type to device type.
\
/
/
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SECTION IX
,' RECOMMENDATIONS
On the basis of the test results and the conclusions reached, a program
for the development of the accelerated life-test conditions can be recommended
along the following guidelines:
i
Recommendations
i
It is essential for the development of the accelerated test specifications
to establish correlation experimentally betveen the failure distributions
at the use temperature (125°C) and the temperature to be used for the accel-
erated test. Testing beyond 20,000 hours at 12S°C is, therefore, recommended.
Should the failure dibtributions at 125°C correlate with those at 200"C,
a two-test-point specification to control both the freak and the main dis-
tributions ought to be considered. Should the failure distributJ'.^  Le
significantly different from those at 200°C, other test temperatures between
12S°C and 200°C must be investigated.
The relationships between the complexity of microcircuits and their
reliability needs to be Investigated in more detail. Various life-test
conditions may be required, based on tnlcrocircuit complexity groups. As
the complexity of a microcircuit increases, there is less certainty as to
the state in which a complex device finds itself when fixed bias is used.
Therefore, dynamic versus fixed bias-life test conditions need to be explored.
The use of non-burned-in devices in life testing investigations should be
helpful in assessing the effectiveness of burn-ins in removing freak dis-
tributions. The present limits for input leakage (1 nA for an individual
input pin), at downtime measurements in life testing should be relaxed in
order to overcome mild instabilities that may occur in the device, in the
environment, or in the testing system. A 10X initial limit is suggested for
the individual input pins and a 5X initial limit is suggested for the
ganged input-pin measurements.
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ACCELERATED LIFE TESTING EFFECTS OH
CMOS MICROCIRCUIT CHARACTERISTICS
PHASE IV REPORT
C01ITRACT HAS8-31905
I. INTRODUCTION
The results of Phase I and Phase II of this contract (250°C and 200°C
accelerated tests) as well as work done by RCA's various activities in the
field of reliability improvement suggest that reduced longevity of the CMOS
mlcrocircults under high-temperature accelerated testing is primarily due to
contaminants external to the chip. The presence of small amounts of moisture
enhances the mobility of the contaminant ions, thereby contributing to
increased leakage currents and changes in other device characteristics, such
as threshold and output voltage, under the high-temperature accelerated
testing. Phase IV introduces modifications and additions to the present
process of making CMOS microclrcuits which are designed to provide protective
layers on the chip to guard against moisture and contaminants.
II. OBJECTIVES
1. The improvement of the Class A CMOS microcircuit high-temperature
accelerated-test characteristics through deposition of silicon
nitride protect layers.
2. The selection of the optimum process for further evaluation under
high-temperature accelerated-test conditions.
,' 'i
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III. THE PROCESS
The standard wafer-manufacturing process was modified by the introduction
of two distinctly different silicon nitride (Sl-N.) protect layers. These
two kinds of Si_N, layers are distinguished by the method of deposition and,
therefore, resultant characteristics.
The high-temperature Si.N. layer is deposited in a furnace at 800°C.
Tills mechod of deposition results in a dense layer which is impervious to
contaminants, has a slow etc! rate, and which provides a good barrier to
sodium. The deposition of the layer over the field oxide presents few
problems. When the layer in deposited over the channel oxide, its thickness
o
must be minimized (175 - 20QA) to prevent the formation of a metal-to-channel
oxide Interface and the possibility of accumulation of undesirable charges.
Fig. l(c) shows the location of this layer.
i
The low temperature Si-N, layer is plasma deposited after the metal-
lization, at 310 C, a temperature low enough to prevent alloying of aluminum
metal into the silicon. This type of deposition results in a less dense
layer with a higher etch rate. The layer is deposited over the entire chip
and is made relatively thick (3k8 to 10VA) in an attempt to make it imper-
vious to contaminants, Figs. l(b) and (c). The PSG (phosphorous silica
glass) layer standard in current RCA processing is retained with the idea
that it may still serve the useful function of gettering for those contam-
inants that might be trapped under the protect layer.
VI. DEVICE SELECTION {
The simplicity of the CD4007A device type was the compelling reason for • ;
t
choosing it as the vehicle for this experiment. A wealth of life-test !
information is also available for this device type. The schematic diagram • 1
of Fig. 2 shows the internal connections of the CD40G7A; the easy access- j
ability to individual transistors should greatly facilitate the analysis }
i
of failures resulting from subsequent testing and evaluation. j
I
1i
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(a)
(c)
EXR
PSG
METAL
GATE OXIDE-
FIELD OXIDE
(b)
EX P. METAL
GATE OXIDE
FIELD OXIDE
Si3N4
PSG
METAL
HIGH TEMPSi3N4
GATE OXIDE
FIELD OXIDE
92CS-33060
Fig. 1 - Deposition of layers on p-channel transistor.
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13
8
I 10'
i 04
N
12
%
92CS-25035
Fig. 2 - Schematic diagram for CD4007A. Dual complementary
pair plus inverter.
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V. DEVICE FABRICATION
The experimental cell matrix vas developed as shown In Fig. 3. Twenty-
four wafers were processed by means of the standard RCA process for fabri-
cating commercial CMOS IC's through channel-oxide deposition. At this point,
the wafer lot was divided into two parts. One half received a deposition of
high temperature Si.N, over the field and the gate oxides. Then the entire
lot was put through standard processing up to the final step of low-tempera-
ture Si-N. deposition. At this step, eight cells (1 through 8) were created
on which the low temperature Si.N, was deposited in various thicknesses.
Cell Mo. 1 was designated as the control cell and received no Si.N, deposi-
tion. Cells No. 2, 3, and 4 had only the low temperature Si.N, deposited.
Cell No. 5 had the high temperature Si-N, only. Cells No. 6, 7, and 8 had
both the high temperature and the low temperature sioNA deposition. After
the wafer processing had been completed, cells No. 1, A, and 10 were further
divided, so that one half of each could be assembled with eutectic mounts in
ceramic packages. Consequently cells No. 9, 10, and 11 are eutectically
mounted devices from cells No. 1, 4 and 8, respectively.
The wafers were circuit probed with high resultant yields, which is
a good Indicator of the manufacturability of the process. For comparison,
the circuit probe yields tor the CD4007A were:
For the 1977 year, 80 to 85%
For the Si.N, experiment, 82%
fl
The control cell (No. 1) and the test cells (Nos. 2 through 8) were
assembled In standard plastic dual-in-line packages. The pellets were
mounted with epoxy used In the RCA CD4000 commercial series. The Novolac
plastic package is thought to accentuate problems that might be encountered
in subsequent testing, thereby reducing the duration of tests. The assembled
devices were screened to commercial specifications to net 60 good devices
per cell for further evaluation.
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i '
4007A WAFERS AFTER
CHANNEL OXIDE ANNEAL
STANDARD PROCESS
PSG PROTECT LA\ ER
'
1 1
(LOW TEMP. S)3N4) N0 3kA&3N4
1 1
DIP EPOXV co^
Mt. CELL
D.C-EUTECT.C ^^
*»«- . CELL
2
1
HIGH TEMP. S3N4
PSG PROTECT LAYER
-
1 1 1 1
6k\
S-3N4
1
9kA
&3N4
NO
S.3N4
3kA
S.3N4
6kA
a3N4
1 1 1 1
3 4
10
5 6 7
-
|
9kA
&3N4
1
8
11
92CS-33066
Fig. 3 - Experimental cell matrix.
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The devices In test cells Nos. 9, 10 and 11 were to be eutectically
mounted In ceramic (DIG) packages so that they could be tested under high-
\
, temperature accelerated-test conditions. These three cells represent those
•test cells appearing as the last line in the experiment matrix of Fig. 3.
i
VI. TEST AND EVALUATION
The evaluation of the effectiveness of the Si.N. protect layers as the
barriers to contaminants required the type of testing that provides sufficient
stressing, particularly in two areas: the high-temperature and high-humidity
environment. Three tests vere used to achieve this type of stress:
1. 200°C bias/temperature test
2. 150°C bias/temperature test
i 3. 85°r/85% relative-humidity, bias/humidity tests.
All tests were conducted at 12.5 V dc. The circuit bias arrangement used
was the standard burn-In bias configuration shown in Fig. 4. Each test cell
from Il~. 1 to No. 8 was tested in accordance with the schedule of Fig. 5.
The electrical measurements were taken Initially and at each down-time as
Indicated for tests 1, 2, and 3. The anticipated end-of-test time for each
test is also shown in Fig. 5 as the last down-time.
It was thought, from experience, that all test cells would have
generated a sufficient number of out-of-specificatlon devices at each end-of-
test time to provide the basis for comparison among the test cells. However,
it was found during the actual testing that the longevity of the test devices
was underestimated. Neither 240 hours at 200°C nor 1152 hours at 150°C were
producing enough out-of-specification devices for conclusive evaluation.
Because of time and equipment limitations it was then decided to continue
beyond the anticipated end-of-test time with the 200°C bias-temperature test
only. The 200°C test in actuality had to be extended to 500 hours and
eventually to 768 hours before a conclusive evaluation could be done.
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XThe test parameters and Che limits used In testing cells 1 through 8
were those of the standard commercial device specifications.. The use of
specifications more relaxed than those of the MIL-M-38510 detail speci-
fications was dictated by the need to detect gross differences among the
test cells rather than differences resulting from subtle process variations.
Table I gives the commercial specification test limits.
One group of devices, Cells 9, 10 and 11 were designated to be
tested to MIL-M-38510 detail specifications, Table II. These devices were
assembled in ceramic packages with eutectic mounts and tested with a 200°C
*
 t
bias/temperature test so that the test results could be compared to
those obtained in Pnasc II. These devices were represented by the
VDD
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— L.
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0
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^
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^
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» V V
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OPEN
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ALL RESISTORS = 47kn
92CS-33059
Fig. 4 - Burn-in diagram.
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J11 EXPERIMENTAL CELL60 DEVICES
1
BIAS, TEMPERATURE
TEST1
20 DEVICES
CONDITIONS:
12.5V DC 200 "C
DOWN TIMES:
16 Hrs. ,
32 Hrs.
64 Hrs.
120 Hrs.
240 Hrs.
• . I
BIAS, TEMPERATURE
TEST 2
20 DEVICES
CONDITIONS:
12.5V DC 150°C
DOWN TIMES:
96
168
Hrs.
Hrs.
288 Hrs.
576 Hrs.
1152 Hrs.
BIAS, TEMPERATURE
HUMIDITY TEST
20 DEVICES
CONDITIONS:
12.5V DC 85 °C
85% R.H.
DOWN TIMES:
168 Hrs.
500 Krs.
1000 Hrs.
2000 Hrs.
3000 Hrs. .
4000 Hrs.
ALL DEVICES AT EACH DOWN-TIME ARE CRITICIZED TO COMMERCIAL LIMITS
Fie. 5 - Testing and evaluation'of each cell.
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TABLE I - Coianercial Specification Test Limits /
Parameter
Quiescent device
current, I_
Qutput voltage, low
level, VQL
Output voltapc, liifih
level, VOH
Noice immunity
Low VOTNL
High VNH
Output drive current
n-channel !_.„l)N
p-channel I_p
Test
VDD-
V »
^D"
VDD°
V =
o
V =
o
VJ)DD
V BVdL D
V. =V
Condition
IOV
IOV
IOV
IOV
7.2V
2.9V
IOV
_, V =0.5D o
SS»
 v
. °9.5
Limits
rain. max.
1
 mA
0.01V
9.99V
- — .
3V
3V
1 mA
- -0.55.-mA
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three test cells Nos. 9, 10, and 11. Test-cell Ho. 10 had the low temperature
SijN^  layer only while test-cell No. 11 had both the low-temperature and the
high-temperature Si_N^ layers. Test cell No. 9 was accidentally lost during
handling..
1 The electrical measurements on this group of device*-were-performed by
using the test programs based on the MIL-M-38510 detail specifications. This
method of testing provided test results directly comparable to earlier
accelerated-test evaluations of CMOS microcircuits to the MIL-M-38510 /
specifications. It also provided a preview of the capability of the ^
eutectic-mount and Si_N, protect-layer combination under high-temperature
accelerated-test conditions. _ . '
VII TEST RESULTS
The test matrix in this experiment was designed so that the analysis of
the test results could be conducted in steps. At first a determination ' ,
must be made as to whether there is an improvement in either of the two test
groups over the control cell. If there is an improvement in more than one
cell, a comparative evaluation among the test cells must be made to determine
which of the test cells possesses the best characteristics. The improvement
must be demonstrated in both the high-temperature and high-humidity environ-
ments. The test results are summarized in Table III. ~
The 150CC bias/temperature test can be eliminated from consideration
immediately because the control cell has not produced a single out-of-speci-
flcation device in this test. The results of the other two tests, the 200°C '
bias/temperature and the 85°C/85% relative-humidity tests, can-be analysed
by the application of the three regions in the. life of a device: The "infant-
mortality" region, the "constant-failure-rate" region, and the "wear-out"
region. - - - ..
None of the test devices has been burned-in; consequently, the devices
which exceeded the specification limits during the first 16 hours in the 200°C
test as well as the out-of-specification devices occurring within the first
168 hours in the 85°C/85% relative-humidity test could be attributed to the
infant mortality. The constant-failure-rate region appears to fall between the
16-hour point and the 500-hour point in the 200*C test. At the 500-hour point,
devices begin exceeding the specification limits In numerous cells,
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TABLE III - Test Result of Cells No. 1 Through 8; Number of
Out-of-Specification Devices
Standard Process
With Low Temp* S13NA
Description
200°C
Bias/Temper-
ature Test
Cell No.
S13N4
Thickness
Sample Size
Downtime Hours
16
32
64
120
240
500
768
Cumulative
150°C
Bias/Temper-
ature Test
85*C/85* R.H
Sample Size
Downtime Hours
96
168
288
576
1152
Cumulative
Sample Size
Downtime Hours
168
Bias/Humidity 500
Test 1000
2000
3000
4000
Cumulative
1
OA
20
0
0
0
0
0
1
14
15
20
0
0
0
0
0
0
19
1
0
0
0
0
5
6
2
3kA
20
0
0
0
0
0
0
18
18
20
0
0
1
0
0
1
20
0
0
0
2
1
7
10
3
6kA
20
0
0
2
1
0
4
10
17
20
0
0
0
1
1
2
20
0
0
1
0
0
1
2
4
9kA
18
2
0
0
0
0
0
16
18
20
0
0
0
0
0
0
20
0
0
0
0
0
1
1
High Temp. Si.N, Layer
With Low Tempi Si3N&
5 6 7 8
OA 3kA 6kA 9kA
20 20 20 19
0
0
0
0
0
8
12
20
0
0
0
0
0
0
17
17
0
0
0
0
0
5
12
17
0
0
0
1
0
3
12
16
18 19 16 20
1
0
0
0
0
1
1
0
0
0
0
1
2
0
01
0
3
0
0
0
0
0
0
19 20 18 20
0
1
0
2
3
1
7
0
0
0
0
1
6
7
0
0
0
0
2
0
2
0
0
0
0
3
1
4
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an indication of the onset of the wear-out region. The test data at 768 hours
clearly Indicates that the wear-out region for all the cells has been reached
before that time. Because of the absence of out-of-specification devices in
the control cell within the constant-failure-rate region, the wear-out region
must be used a? the criterion for comparative evaluation of cells. By using
that criterion, cells 2, 4, and 6 appear as having demonstrated characteristics
equal to or better than those of the control cell. None of these cells has
had an out-of-specification device in the constant-failure-rate region, up to
and including the 500-hour point. The two out-of-specification devices in cell\»
No. 4 are attributed to infant mortality. The control cell had an out-of-
specification device at the 500-hour point. The we/ r-out region for these
test cells lies somewhere between 500 hours and 768 hours. The rate of
deterioration for the devices in this region is probably similar for all cells,
as can be judged by the recorded number of out-of-specification devices at the
768-hour point.
Similarly, the onset of the wear-out region in the 85°C/85Z relative-
humidity test, at least for some cells, is evidenced at the 4000-hour point.
From among the test cells identified earlier, only cell No. 4 remains in the
contest with the control cell because of the condition that a cell must
demonstrate improvement in both the 200°C and 85°C/85% relative-humidity
test to be in contention. At the 4000-hour point cell No. 4 has had one out-
of-specification device versus five such devices (exclusive of one early out-
of-specification device) in the control cell. This result tends to indicate
e
the possibility that the heavy coat (9kA) of low-temperature Si.N, is presenting
a barrier to moisture. The group with two Si.N, layers did not do as well,
in general, suggesting that perhaps the technique of depositing the- thin high-
tenperature Si.N, layer may need further perfecting.
Test cells No. 10 and 11 were tested at 200°C and evaluated to the
M1L-M-38510 detail specifications. At the 16-hour down time, both test
cells had produced devices out of specification in leakage (Iss)» test cell
No. 11 has had devices with out-of-specification leakage (I<<e)» and vlth
p-threshold voltage deteriorating to 0.5 to 0.9-volt levels. One device had
zero p-threshold voltage at the 16-hour test point.
A-15
Table IV summarizes Che number and kind of out-of-specification devices
which occurred in test cells No. 10 and 11. The threshold problems have
occurred in the same devices that failed leakage tests. The early problems
of the kind that were observed indicated the possible presence of mobile ions.
This possibility was checked in both test cells by baking devices at 150°C
•
for 24 hours. A complete recovery In some cases and partial recovery in many
others was observed. The bias/temperature test was repeated for another
16 hours, and a recurrence of excessive !__ and V_. problems was observed.
The threshold deterioration In test cell No. 11, which has both Si,N,
layers, is further evidence of the presence of mobile ions in the lot with
the high temperature Sl.N, layer. The results of this testing do not compare
favorably with the results of tests conducted in Phase II of this contract
on CD4011A, CD4013A, and CD4024A devices. Due to a large number of failures
(40% in one cell and 75% in the other) the test was terminated after
16 hours of testing.
CONCLUSION
The results of the evaluation of the high-temperature and low-temperature
Si,N, protect layers conducted within the scope of this effort lead to the
following conclusions:
1. The application of the S1.N, layers in all of the tested combinations
failed to lead to a demonstrably conclusive improvement in device reliability
characteristics.
0
2. There is some evidence that a heavy (9kA) layer of low-temperature
Si.N, presents a barrier to moisture. A further, more detailed study is
required for a more conclusive statement.
3. The testing of eutectically mounted devices has not produced a desirable
degree of improvement in reliability characteristics.
A-16
y
TABLE IV - Test Results for Eutcctlcnlly Mounted
CD4007A, Cells 10 and 11
200°C RlaRyTcroperaturo Test
Cell No. 10 11
Sample size 20 20
No. of failures
at 16 hours 8 IS
Type of failures !_,. Igg
.,9 devices)
*For information only
MIL-M-38510 detail specification docs not criticize
for Vth. Nine devices had Vtl , .< 1.0V.
<t VJB OOVERNMENT PRINTING OFFICE »S«1-740«MJ/444 RtOION NO.4
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